FPGA edge lab: first Alveo UL3524 cluster

The hardware lab is now running its first three Alveo UL3524 accelerator cards. The work is focused on lowering inference latency at the edge and understanding how the signal engine behaves when compute is close to the data.

This is infrastructure research, not a revenue product yet. The next milestone is a repeatable benchmark harness.